
muRata Ps Murata Power Solutions

DC/DC Converter

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A



/ Can Source and Sink Output Current



This product is not fuse protected. User is responsible for providing system protection.

Consult factory for application information.


Specifications *	S111-03 S111-05				
Input Specifications	•				
Input voltage range	3.3V ± 10%*	5.0V ± 10%	Measured at +Vin pin		
External input capacitor	Minimum 500 µF with adequate		See also note on pg 8 and charts on pg 6		
	ripple current rating				
Output Specifications					
Standard output voltages	0.8V				
	0.9V		Standard setpoint accuracy varies from ±1.5%		
		1.0V	at the low end of the output voltage range, to		
	1.2V	1.2V	$\pm 3\%$ at the high end. (see chart on pg 2)		
	1.5V	1.5V	Contact factory for tighter tolerances.		
	1.8V	1.8V	 See note on pg 7 for trimming to different volt- 		
	2.1V	2.1V			
	2.5V	2.5V	ages.		
		3.3V			
Output current	10A	10A	200 LFM at 70°C (see also derating curves)		
Load regulation	±0.5%		0 to 10A load		
Line regulation	±0.5%		Over specified input voltage range		
External output capacitor	>150 μ F with maxESR = 100m Ω		See also note on pg 8		
Short circuit protection	13A (at 70°C) to 20A (at -40°C)				
General Specifications					
Enable ***	ON-open or low / OFF-high (max 15V)				
Efficiency		typical	See efficiency curves on pg 4		
Isolation	Non-isolated				
Switching frequency	300kHz		Fixed		
Approvals and Standards	UL 94V-0				
Protection	Fusing		Unit is not fused.		
Operating Temperature ****	-40°C to 70°C		200 LFM at 70°C (see also derating curves)		
Storage Temperature	-40°C to 85°C		Non-condensing		
Weight		(8.5 gm)			
MTBF	3.8 million hours		Per RAC PRISM at 50°C ambient and 200 LF		

* All specifications are typical at nominal input, full load at 25°C unless otherwise stated.

*** Pull below 0.4V and sink greater than 50 μA or leave open to enable the SIP; pull above 2V (do not exceed 15V) and source greater than 150 μA to disable the SIP.


**** The output capacitors must meet the max ESR = 100 m Ω requirement over the operating temperature range.

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A



* Pin present only on selected features.

Initial Setpoint Tolerances




Pin Assignments*

CONNECTOR	PIN	FUNCTION	CONNECTOR	PIN	FUNCTION
J1	1	V _{OUT}		1	Ground
	2	V _{OUT}		2	V _{IN}
	3*	Remote Sense (Empty Optional)	Empty Optional) J2		V _{IN}
	4	V _{OUT}	02	4	Empty
	5	Ground			Trim
		-		6	Enable

* Pin present only when feature is selected.

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Outline Drawings



1. Dimensions are in inches and (millimeters).

2. Tolerances: (unless otherwise noted)

	Inches	Millimeters
	.XX ± .020	.X ± 0.5
	.XXX ± .010	.XX ± 0.25
Pin:	± .002	± 0.05

3. Pin is present only if feature is selected.

* Recommended Customer Hole Size 0.046 ±.003

muRata Ps Murata Power Solutions

60


0

1

DC/DC Converter

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Efficiency Curves at 25°C



2

Vout (V)


3

4

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Derating Curves

No derating needed at 70°C with 200 LFM airflow or higher. *





* Extended operation at greater than rated current may degrade reliability.

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Ripple Current

Approximate ripple current ratings required for input bulk capacitor





3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Resistor Trim Equations

- NOTE: For best results, the trimming range should not exceed +/-20% of the initial output voltage set by the factory (Vset). To trim down to 0.6V, units with an initial output voltage of up to 1.2V can be used.
- **Trimming UP**—raising the output voltage using a resistor from Trim to Ground.

3.3Vin5Vin
$$Rtrim = \frac{1992}{(Vout - Vset)}$$
 $Rtrim = -500 \times \frac{(1 + Vset - Vout)}{(Vset - Vout)}$ $Vout_{max} = 2.5V$ $Vout_{max} = Vset + 1$ as $Rtrim$ approaches 0Ω .

Trimming DOWN—lowering the output voltage using a resistor from Trim to an • external voltage reference or to the Vout pins.

5Vin

_ . . .

 $Rtrim = -500 \times \frac{(-1 - Vset + Vout + Vref)}{(-Vset + Vout)}$ $Rtrim = 498 \times \frac{(4 - 5 \times Vref)}{(Vout - Vset)}$ $Vout_{min} = 0.5V$

 $Vout_{min} = Vset - (Vref - 1)$ as Rtrim approaches 0Ω .

Where:

Vout is the desired output voltage.

Vset is the output voltage setpoint (output voltage without trim).

Vref is the reference voltage for the trim resistor when trimming down. If using Vout for this purpose, then *Vref* = *Vout*.

Rtrim is the resistance value of the trim resistor (ohms).

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

External Capacitance for SIP Products

All SIP products require external capacitance to be placed on the system board that the SIP will be designed into. This application note is an attempt to explain how to translate datasheet information and apply it to a system level board design.

Input Capacitance

Although input capacitance value is not critical, the input capacitors must be capable of storing fairly large amounts of energy. This means, for example, small ceramic capacitors would be inappropriate. The primary criteria, though, for choosing the input capacitors is AC ripple current rating. The SIP datasheet contains a chart showing ripple current vs. output current (or output power). The system designer determines the maximum SIP output current required from the SIP. Based on that number, the chart will show a corresponding ripple current rating the designer needs to plan for when choosing input capacitors.

Example using SIP S111-03 for 1.2 V output:

The designer knows the S111 output current will be maximum 8 A in his application. The ripple current chart (3.3V input) shows a 5 A rating required for the input capacitor. Also known is that the capacitor the designer hopes to use has a ripple current rating of 3A. Therefore, the designer must use two of the chosen capacitors in parallel for a total ripple current capability of 6A. This will adequately cover the 5 A need.

Output Capacitance

The only requirement for capacitance value is for basic circuit stability of the SIP. That value is specified on the SIP datasheet—usually 150µF. The other consideration for the output capacitor is the total ESR (Equivalent Series Resistance). As with ripple current, every capacitor has a specified ESR. When using multiple capacitors in parallel, this ESR is added exactly like parallel resistors. Therefore, more capacitors mean less ESR. The SIP datasheet specifies a maximum total ESR necessary for optimum SIP performance. The designer may also choose to add more capacitance to reduce output ripple and noise.

Example:

The datasheet specifies a maximum ESR of $100m\Omega$ for output capacitance. The system designer wants to use a capacitor with a specified ESR of $130m\Omega$. Since $130m\Omega$ is more than the needed $100m\Omega$, two capacitors must be used in parallel for a total effective ESR of $65m\Omega$.

Generally, good, low ESR bulk capacitors are recommended for both input and output capacitance so that fewer capacitors are needed since board real estate is usually an important factor in today's designs.

3.3V input, 0.8 to 2.5V output, 10A; 5V input, 1.0 to 3.3V output, 10A

Impact on Output Voltage Ripple and Transient Response

If the customer's application requires a very low output voltage ripple and / or very low output voltage overshoot / undershoot during transients, then the guidelines previously shown need to be exceeded and good layout practices become mandatory.

By using four 330 μ F OSCON capacitors, each having ESR = 17 m Ω , the output voltage ripple can be decreased to 50 mVpk-pk on a 1.2V output SIP. Also during a transient load condition (load current steps from 20% to 100% and back, at 2 A / μ sec) the output voltage does not overshoot / undershoot more than 100mV.

When fast and deep transient loads are expected, the input capacitor becomes important as well, especially if the SIP is far from its input voltage source. Capacitors having as much as 2000 μ F and combined ESR lower than 20 m Ω might be needed.

Practical results heavily depend on physical layout and specific load conditions. For critical applications the customer is encouraged to consult with the manufacturer.